# This Page Is Inserted by IFW Operations and is not a part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

### IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

			♣
		•	



### WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

ا ہـ ا

(11) International Publication Number:

WO 97/12346

G08B 26/00

11/16

A1

(43) International Publication Date:

3 April 1997 (03.04.97)

(21) International Application Number:

PCT/US96/15275

(22) International Filing Date:

25 September 1996 (25.09.96)

(30) Priority Data:

08/534,954 Not furnished 28 September 1995 (28.09.95) U

19 September 1996 (19.09.96) US

Published W

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(81) Designated States: JP, SG, European patent (AT, BE, CH, DE,

DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

(71) Applicant: MAXIM INTEGRATED PRODUCTS, INC. [US/US]; 120 San Gabriel Drive, Sunnyvale, CA 94086 (US).


(72) Inventors: ALLEN, Charles, M.; 869 Helena Drive, Sunnyvale, CA 94087 (US). FOX, Brett, J.; 234 Central Avenue, Mountain View, CA 94043 (US). SHIEH, Sui, Ping; 1927 Newcastle Drive, Los Altos, CA 94024 (US). DENMARK, Robert, Bruce; 146 Stonecliffe Aisle, Irvine, CA 92612 (US).

(74) Agents: BLAKELY, Roger, W. et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025-1026 (US).

(54) Title: COMMUNICATION CIRCUIT HAVING NETWORK CONNECTION DETECTION CAPABILITY

#### (57) Abstract

Methods and apparatus for providing network communications capability to a computer system in accordance with standard communication line protocols are described, including interface circuits (70, 80, 90, 100, 110) which sense various characteristics of the communication lines (22, 24, 26, 28, 30) to control or provide signals (72, 82, 92, 102, 112) to control power to line drivers and/or other substantial power consuming circuitry to conserve power when communication line conditions indicate powering such circuits is not useful. Various embodiments are disclosed.



### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM AT	Armenia	GB	United Kingdom	MW	Malawi
	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	
BF	Burkina Faso	IE	breland	NZ.	Norway
BG	Bulgaria	IT	Italy	PL	New Zealand
BJ	Benin	ſP	Japan		Poland
BR	Brazil	KE	Kenya	PT	Portugal
BY	Belarus	KG	Kyrgystan	RO	Romania
CA	Canada	KP		RU	Russian Federation
Cif	Central African Republic		Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR		SE	Sweden
CH	Switzerland	KZ	Republic of Korea Kazakhstan	SG	Singapore
CI	Côte d'Ivoire	LI		SI	Slovenia
CM	Cameroon	LK	Liechtenstein	SK	Slovakia
CN	China		Sri Lanka	SN	Senegal
CS	Czechoslovakia	LR	Liberia	SZ	Swaziland
CZ	Czech Republic	LT	Lithuania	TD	Chad
DE	Germany	LU	Luxembourg	TG	Togo
DK	Denmark	LV	Larvia	TJ	Tajikistan
EΕ	Estonia	MC	Monaco	TT	Trinidad and Tobago
ES	Spain	MD	Republic of Moldova	UA	Ukraine
FT	Finland	MG	Madagascar	UG	Uganda
FIR	France	ML	Mali	US	United States of America
GA.	Gabon	MN	Mongolia	UZ	Uzbekistan
JA.	Gabon	MR	Mauritania	VN	Viet Nam

## COMMUNICATION CIRCUIT HAVING NETWORK CONNECTION DETECTION CAPABILITY

#### BACKGROUND OF THE INVENTION

The present application is a continuation-in-part of U.S. Patent Application No. 08/534,954 filed September 28, 1995 which is a continuation-in-part of U.S. Patent Application No. 08/315,130 filed September 29, 1994. Both applications are assigned to the assignee of the present invention.

#### 1. Field of the Invention

The present invention relates generally to the field of digital communications, and particular to communications interface circuits and power management systems and methods.

#### 2. Related Art

Various communication interface standards are known for establishing communications between computer systems and peripheral devices. One example of such an interface is the RS-232 serial communications interface standard which is used in many applications, including IBM compatible personal computers. Other common standards include the RS-485 or RS-422 standards. Such digital communications standards include specifications adequate for equipment of different designs and manufacture to communicate with each other. Conventionally, the circuitry used to provide a computer system with RS-232 communications interface capability remains active and powered even when not connected to a

device. In the past, when computer systems were generally powered via a standard electrical outlet, this constant utilization of power did not present a problem because of the virtually inexhaustible supply of power available.

However, with the recent popularity of portable laptop and palmtop computers, which generally draw power from a rechargeable battery, this unnecessary power consumption has become problematic. Without a check on the status of its connection to other systems, the unused interface circuitry continues to drain power from the rechargeable battery, thereby reducing the amount of time the portable computer system may be used remotely.

To reduce this unnecessary power consumption, and thereby extend the time the rechargeable battery remains charged, it is desirable to provide a communication interface circuit which detects when it is not coupled to another communications system, and which responds by signaling for the application of power to certain portions of the interface circuit to be suspended. is also desirable for the interface circuit to include a power management system that monitors communication activity through the communication interface circuit. The power management system signals certain portions of the communication interface circuit to shut (or power) down if there exists no communication activity through the communication interface circuit for a prescribed period of time as well as power up in the event that communication activity is detected and the communication interface circuit is shut down.

#### SUMMARY OF THE INVENTION

Methods and apparatus for providing network communications capability to a computer system in

accordance with standard communication line protocols are described, including interface circuits which sense various characteristics of the communication lines to control or provide signals to control power to line drivers and/or other substantial power consuming circuitry to conserve power when communication line conditions indicate powering such circuits is not useful. Embodiments for sensing valid/invalid line signals on the communication lines, for sensing proper/improper line loads on the transmit lines and for sensing the presence/absence of transmitter or receiver data are disclosed.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

Figure 1 is an illustration of a laptop computer communicating with a desktop personal computer in accordance with one embodiment of the invention.

Figure 2 is a circuit diagram illustrating an interface circuit configured in accordance with the described embodiment of the invention.

Figure 3 is a circuit diagram illustrating an alternative embodiment of a line interface circuit in accordance with the invention.

Figure 4 is a circuit diagram illustrating a preferred embodiment of a communication interface circuit in accordance with a second aspect of the present invention.

- A .

Figure 5 is a circuit diagram illustrating an alternative embodiment of the communication interface circuit of Figure 4.

Figure 6 is a circuit diagram illustrating a preferred embodiment of a power management system in accordance with a third aspect of the present invention.

Figure 7 is a circuit diagram illustrating another embodiment of the power management system operating in accordance with a fourth aspect of the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION

First, referring to Figure 1, an illustration of an exemplary computer system, such as a laptop computer 10 coupled to a desktop computer 14 by an RS-232 line 12 may be seen. Figure 1 is intended to be exemplary only, as a computer system may be similarly coupled to a network or other device such as, by way of example, a modem or test equipment. Such laptop computers are designed for portability, with an internal rechargeable battery (not shown) that allows the laptop computer to be used as an isolated unit when external power is not. available. When operated from the battery, a laptop may be operated without connection to external devices or networks of any kind, though can also be connected to a modem, a printer or other device such as on an RS-232 When inserted into outlet 18, power line 16 provides power to the laptop computer, allowing the laptop to operate in the normal manner and possibly to recharge the battery as required.

Figure 2 is a circuit diagram illustrating an interface circuit 20 used in the laptop 10 of Figure 1 when configured in accordance with one embodiment of the

invention. The interface circuit 20 comprises a plurality of identical line interface circuits 70, 80, 90, 100 and 110, an AND gate 66 and a monostable circuit Each line interface circuit monitors an RS-232 line controlled by data communications equipment (DCE) that may be connected to the computer by an RS-232 cable to determine the status of the respective line. present embodiment, line interface circuits 70, 80, 90, 100, 110 are used to couple the laptop to data communications equipment via Clear to Send (CTS) line 22, Carrier Detect (DCD) line 24, Receive Data (RD) line 26, Data Set Ready (DSR). line 28 and Ring Indicator (RI) line 30, respectively. CTS line 22, DCD line 24, RD line 26, DSR line 28 and RI line 30 are part of the RS-232 communications interface standard and are embodied as individual wires in interface cable 12. In response, each circuit 70, 80, 90, 100, 110 generates a Single line Invalid signal on signal lines 72, 82, 92, 102, 112 respectively, which indicate whether each line interface circuit 70, 80, 90, 100, 110 is connected to a network or another communications device such as a desktop computer as shown in Figure 1 or a modem.

Each signal line 72, 82, 92, 102, 112 is provided as an input to AND gate 66. The AND gate 66 provides an output to monostable circuit 68 which in turn generates a Master Invalid signal on line 69 in the event all line interface circuits provide a line invalid signal to the AND gate, indicating that none of the RS-232 lines monitored have a valid signal thereon. The Master Invalid signal indicates that the entire interface circuit 20 is not connected to a network or another device, or alternatively, is connected to a network or other device that is not powered, and in either case, may be used by the laptop computer to regulate or shut off power to other circuitry in the laptop computer

connected to the RS-232 lines, such as line drivers, receivers, and the like.

Referring again to Figure 2, line interface circuit 70, which is representative of line interface circuits 80, 90, 100, 110, comprises an inverter 50, two voltage comparators 60, 62, a resistor 53 and an AND gate 64. Resistor 53 is coupled between the CTS input line 22 and ground, in a preferred embodiment a line load of 5  $k\Omega$ , and unless the CTS line is connected to another powered device driving the line to other voltages, will pull the line to ground voltage. Voltage comparator 60 has its inverting input coupled to CTS line 22 and its noninverting input coupled to a positive one volt (+1V) voltage source. The non-inverting input of voltage comparator 62 is coupled to the CTS line 22 and the inverting input is coupled to a negative one volt (-1V) voltage source. The outputs of voltage comparator 60 and 62 are coupled to the inputs of AND gate 64, which generates a Single Line Invalid signal on line 72. laptop computer 10 and desktop computer 14 are communicating with each other over RS-232 cable 12 (Figure 1), the voltage on the CTS line 22 will generally vary between positive three (+3.0) volts or greater, and negative three (-3.0) volts or less. of the other line interface circuits 80, 90, 100 and 110 perform similarly in response to voltage levels present on their respective input signal lines, and the combination of all the line interface circuits form the data terminal equipment input portion of a standard RS-232 communication interface.

While inverter 50 of line interface circuit 70 is driving internal data line 52, voltage comparators 60 and 62 of line interface circuit 70 are also monitoring the voltage level on the CTS line 22. When the voltage

level on the CTS line 22 is greater than -1.0 volt, the voltage level on the non-inverting input of voltage comparator 62 will be greater than the voltage level on its inverting input. This causes voltage comparator 62 to apply a logic high to AND gate 64. When the voltage level on the CTS line 22 is less than +1.0 volt, the voltage level on the inverting input of voltage comparator 60 will be less than the voltage level on its non-inverting input. This causes voltage comparator 60 to apply a logic high to AND gate 64. Thus, when the voltage level on the CTS line 22 is between -1.0 and +1.0 volts, which is a voltage range which is less than the range associated with a valid RS-232 logic level, voltage comparator 62 and voltage comparator 60 will both simultaneously assert logic highs, which in turn will cause AND gate 64 to assert a Single Line Invalid signal that is applied to AND gate 66. If none of the signals CTS, DCD, RD, DSR and RI are in the valid range, all inputs to AND gate 66 will be high, and thus the output thereof will go high.

As one possible exception, signals changing state must pass through the range of -1.0 volts to +1.0 volts, so may have transient values in the designated invalid signal range. This is taken care of by monostable circuit 68, which maintains the present valid (low) state of the output signal on line 69 until the new invalid (high) signal asserted by AND gate 66 remains logic high for at least 10 microseconds ("µs"), adequate to insure against a false triggering of the invalid signal by temporary conditions on the RS-232 lines. Such temporary conditions may be created when simultaneous transitions across all the RS-232 signal lines cause all the signals to temporarily be at invalid voltage levels. However, since these signals only remain at an invalid logic level for substantially less

than 10  $\mu$ s, monostable circuit 68 effectively prevents false Master Invalid signals from being asserted in response to these temporary conditions.

In an alternate embodiment, voltage comparator 60 may be configured to perform the function of inverter 50. Alternatively, voltage comparator 62 may be configured to perform the function of inverter 50. In a further embodiment, the outputs of comparators 60, 62 are provided directly to AND gate 66 as one of 10 signal inputs thereto.

In a further alternate embodiment, the voltage asserted on CTS data line 22 may be determined by sensing the current through resistor 53. Using the same -1.0 volt to +1.0 volt signal invalid range as before, such range would be the equivalent of a current through the resistor 53 of -200  $\mu$ amps to +200  $\mu$ amps. The Single Line Invalid signal indicating a current within this range would be applied to AND gate 66 via line 72.

Figure 3 illustrates a still further alternate embodiment of line interface circuit 70. Herein, inverter 50 and resistor 53 operate as previously described. Voltage comparator 75 has its non-inverting input coupled to CTS line 22, and its inverting input coupled to a positive 1 Volt (+1.0 volt) voltage source. The inverting input of voltage comparator 76 is coupled to CTS line 22, while the non-inverting input is coupled to a negative 1 volt (-1.0 volt) voltage source. Now the outputs of voltage comparators 75 and 76 are both low if the voltage of the CTS line is in the range of -1.0 volt to +1.0 volt, and as connected to NOR gate 77, generate the same single line Invalid signal on line 72 as before. Other line interface circuits 80, 90, 100, 110 may be similarly implemented.

Thus, the hereinbefore described interface circuit 20 will assert a logic high on line 69 that can be used by computer system 10 to suspend the application of power to certain portions of the interface circuit used to receive and transmit information in accordance with the RS-232 interface standard, such as, but not necessarily limited to, line drivers and receivers. suspending the application of power to certain portions of the circuit, the total power consumed by computer system 10 of Figure 1 is reduced, thus extending the duration the rechargeable battery may be used to power the laptop computer between battery charges. In that regard, while the monitoring circuits of the present invention are intended to be powered all the time, they can be easily realized by very low power circuits, yet their control of much higher power circuits results in very substantial power savings.

Thus, a method and apparatus for operating a computer system that allows for reduced power consumption is described. While the invention is described in the context of an RS-232 compatible circuit, the invention can also be utilized with other communication standards and interfaces that use voltage level transitions over signal lines to transmit data, such as, by way of example, RS-485 and RS-422 communication standards. Also, while the invention is shown used within a portable computer system, it can be included in any communications system that would benefit from reduced power consumption. The interface circuit can also internally turn on and off sections of its circuitry without intervention or control by the computer system 10. Furthermore, the computer system 10 can use the Invalid signal to indicate to the user, or to other software, whether or not the computer system 10 is connected to an active network, communications system, or other communications device.

The invention discussed above and depicted in Figures 2 and 3 provides a communication interface circuit which detects, at the receiver input, when it is not coupled to another active communications system. When not thus coupled, the communication interface circuit provides a signal so that the application of power to certain portions of its circuitry can be suspended. However, an alternative method of detecting the connection or lack of connection of the communication lines to another device in accordance with the present invention is to detect a load on one or more of the transmitter outputs of the computer system 10 (the data terminal equipment outputs) to provide a status signal which indicates when a transmitter in a computer system is coupled to another device so that the application of power to certain portions of the interface circuit such as driver circuits can be suspended when the transmitter is not coupled to another device. It is also desirable to provide a power management system which turns on powered-off circuits in a computer system when signal transmission activity is detected.

Such an embodiment is shown in Figure 4. In this specific embodiment, RS-232 interface circuit 120 within a computer consists of one or more signal line interface circuits, such as interface circuits 122 and 123, an oscillator circuit 124 and an output circuit 125. Assuming two RS-232 transmitters, the transmitter signals are provided by the computer via signal lines 126 and 128. Each signal line interface circuit 122 and 123 generates two outputs, which are provided on lines 130, 132 and 134, 136 respectively. The signals

provided on lines 130 and 134 represent the output of the transmitter devices, and are provided to an RS-232 port (not shown). Lines 132 and 136 are provided as inputs to output circuit 125.

The interface circuit 120 is designed to operate regardless of whether other on-board power supplies are on or off as will be discussed in detail in the following sections. In a preferred embodiment, other on-board power supplies may be controlled by the signal provided on line 152, as generated by the circuit 120.

Signal line interface circuit 122, which is representative of signal line interface circuit 123, comprises an Output Driver 160, two current sense amplifiers 162 and 164, OR gates 166 and 170, an inverter 168 and a feedback circuit 165. The signal line interface circuit 122 receives data for transmission via signal line 126 from the laptop computer system 10 of Figure 1. The signal on line 126 is provided as one input to OR gate 166, which in turn provides its output to an inverter 168. Assuming the second input to OR gate 168, node D, is low at this time, the output of the OR gate will follow its first input. The inverter 168 inverts the output of OR gate 166 and provides the inverted signal to Output Driver In a preferred embodiment, the Output Driver 160 may be implemented using the circuit described in U.S. Patent Application Serial No. 08/257,194, entitled "HIGH SWING INTERFACE STAGE", filed on June 9, 1994, and assigned to the assignee of the present application. The disclosure in U.S. Patent Application Serial No. 08/257,194 is incorporated herein by reference.

Again assuming the second input (node D) to OR gate 166 is low, if a load exists on the output of the transmitter circuit, i.e., if the transmitter circuit is

coupled to a receiver circuit in desktop computer system 14 of Figure 1, or to another device, a current I1 will flow from terminal V+ through resistor R1 to the load via line 130 if the output (the TD signal of the RS-232 standard) of the transmitter circuit is a positive voltage. The current I1 flowing through R1 causes a voltage V1 to develop across R1. This results in a positive potential difference across the non-inverting and inverting inputs of the current sense amplifier 162, which generates a logical high or a logical "1" output in response.

Conversely, if a load exists on the output of the transmitter circuit and the output of the transmitter circuit is a negative voltage, a current I2 will be drawn from the load (i.e., the device coupled to the transmitter circuit) to terminal V. The current I2 flowing through R2 causes a voltage V2 to develop across R2. This results in a positive potential difference across the non-inverting and inverting outputs of the current sense amplifier 164, which generates a logical high or a logical "1" output of current sense amplifier 164 in response.

As shown in Figure 4, the output of each current sense amplifier 162 and 164 is provided to OR gate 170. Thus, if the output of either current sense amplifier 162 or 164 is high, the output of OR gate 170 will also be high, indicating that a load exists on the transmitter circuit.

The outputs provided on lines 132 and 136 of signal line interface circuits 122 and 123, respectively, are provided to OR gate 138, which generates an output on line 140 in response. This output of OR gate 138 is provided to OR gate 142, and is also provided to a delay circuit 146 which generates a signal via line 148 to OR

gate 142. The delay circuit 146 provides a delay (e.g., a 10  $\mu$ s delay) in providing the output of OR gate 138 to OR gate 142. As a result, OR gate 142 provides a pulse via line 149 that is delayed by 10  $\mu s$  from the onset of a pulse on line 140. This 10-µs delay prevents false signal indications during transmitter output signal Thus, the  $10-\mu s$  delay is implemented to transitions. ensure that signals received from OR gate 138 are maintained for at least 10  $\mu s$ . The signal provided on line 149 is clocked into latch circuit 150 by the output of oscillator 154. In a preferred embodiment, the oscillator 154 enables the latch circuit 150 approximately every 100 milliseconds ("ms"). Accordingly, the latch circuit 150 also provides an updated output approximately every 100 ms.

The signal A provided on line 152 may be used to indicate the existence of a load. Alternatively, it may be used to control other portions of the transmitter circuit to shut off unused portions of the transmitter circuit.

The oscillator 154 and signal A are used to pulse the interface circuit 122 on periodically, particularly the output drivers 160, via feedback circuit 165 and line 180. This is done to test for loads on the transmitter circuits when any or all portions of the transmitter circuit are otherwise not powered on. As shown in Figure 4, the feedback circuit 165 comprises OR gate 176, inverter 190 and AND gate 188.

Assume, for instance, that the output driver 160 is inactive and the output of OR gate 170 is accordingly a logical low. This state is reflected in the outputs of gates 138, 142 and latch circuit 150, which are all at a logical low, as is node E reducing or shutting off power to the output driver 160 and current sense amplifiers

162 and 164. The oscillator 154, however, generates a pulse every 100 ms. This pulse, which has a period of 99 ms, is inverted by inverter 172. Thus, a pulse B having a period of 1 ms is generated every 100 ms to enable or power up the signal line interface circuit 122. The pulse B is provided on line 174 as one input to OR gate 176, while the output of latch circuit 150 is provided as a second input to OR gate 176 on line 178. The output E of OR gate 176, driven high by pulse B, is provided on lines 180, 182 and 184 to output driver 160 and current sense amplifiers 162 and 164, enabling (powering) output driver 160 and current sense amplifiers 162 and 164. As signals A and B are provided to OR gate 176, signal B is likewise provided on line 186 as an input to AND gate 188. The signal A provided on line 178, which is still low, is inverted by inverter 190 and then as a second input C to AND gate 188. response, the AND gate 188 provides a high signal D as one input to OR gate 166, driving the output thereof This output is inverted by inverter 168 before being provided to output driver 160 to provide a low output on line 130.

In this manner, the circuits may be powered and an input signal may be provided to output driver 160 every 100 ms to determine if a load is coupled to the transmitter circuits when the transmitter circuits are otherwise in a powered-off or powered-down state. If a load exists on the transmitter output, current will flow from the load through R2, resulting in a logical high signal on the output of current sense amplifier 164. This signal will result in a logical high at the output of OR gates 170, 138, 142 and latch circuit 150. With the latch circuit output on node A high, OR gate 176 will hold node E high, holding output driver and current sense amplifiers on even after the 1 millisecond pulse

on node B ends. This condition will persist until none of the current sense amplifiers sense a load for at least 10 microseconds, after which the latch 150 output will go low. This allows node E to respond to the oscillator signal on node B, resuming the periodic testing of the communication lines for a load indicative that a load has appeared by someone hooking up the RS-The net effect is that the 1% duty cycle of the line testing (1 millisecond every 100 milliseconds) conserves on the order of 99% of the energy that would have been otherwise uselessly dissipated. Also while the circuit of Figure 4 contemplates testing of the communication line by driving the input to the output driver 160 to a particular state and detecting the driver current requirements, the input to the output driver may be driven to the either state for this test, as the circuit of this embodiment is symmetrical in its current detection capabilities.

Figure 5 is an alternate embodiment of the communication interface circuit 120 shown in Figure 4. The communication interface circuit 200 is similar to communication interface circuit 120, with the exception that it utilizes two voltage comparators 202 and 204 instead of current sense amplifiers 162 and 164. non-inverting terminal of voltage comparator 202 is connected to terminal V+ and the inverting terminal of voltage comparator 202 is connected to the output of Output Driver 160. If a load exists on the transmitter output and the transmitter output is a high voltage, current 13 will flow from the terminal V. to the load via line 130, establishing a voltage V3 across resistor The positive potential difference between the noninverting and inverting terminals of 202 result in a logical high output from voltage comparator 202,

indicating the existence of a load at the transmitter output.

If a load exists on the transmitter output and the transmitter output is a low voltage, current I4 flows from the load to terminal V-, establishing a voltage V4 across resistor R4. This results in a positive potential difference between the non-inverting and inverting terminals of voltage comparator 204. Consequently, the voltage comparator 204 provides a logical high output, indicative of the existence of a load at the transmitter output. Thus, the outputs of the comparators 202 and 204 duplicate the outputs of the current sense amplifiers of Figure 4, and after combining in OR gate 170, can be used to control the output circuit 125 of Figure 4.

The invention discussed above and depicted in Figures 2, 3, 4 and 5 may also be used independently, or in conjunction with a power management system to power up circuits from a powered off state. Figure 6 is a circuit diagram illustrating a preferred embodiment of a power management system 250 in accordance with a third aspect of the present invention.

The power management system 250 comprises a plurality of edge detectors 252a, b, ... N. The edge detectors 252a, b, ... N receive inputs TX1, TX2, ... TXN from transmitter input signals (transmit data or TD in RS-232 parlance) coupled to the interface. As is apparent to one skilled in the art, there may be fewer or a greater number of inputs TX1, TX2, ... TXN, than those depicted in Figure 6. The output of each edge detector 252a, b, ... N is provided to an OR gate 254. The output X of the OR gate 254 is provided to a retriggerable monostable circuit 256 which is automatically reset (Q low,  $\overline{Q}$  high) preferably 10

seconds after its last set. Thus, if no signal transition by the output of OR gate 254 is detected for 10 seconds, the retriggerable monostable circuit 256 will be set, and the output  $\overline{\mathbb{Q}}$  of retriggerable monostable circuit 256 will become a logical "1". If signal transitions are detected, the retriggerable monostable circuit 256 is maintained in the set condition and the  $\overline{\mathbb{Q}}$  output of retriggerable monostable circuit 256 is consequently a logical "0".

In ordinary communications, the retriggerable monostable circuit will be set more frequently than every 10 seconds, so that the Q output will remain low so long as the transmitter is transmitting. The output  $\overline{\mathtt{Q}}$  of retriggerable monostable circuit 256 is provided as one input G to AND gate 258. A signal from Auto Shutdown circuit 260 is provided as a second input H to AND gate 258. In an exemplary embodiment, the Auto Shutdown circuit 260 may be implemented using the output of the interface circuit 120 of Figure 2, which output is high if all signals thereto are invalid. The output I of AND gate 258 may be used to power up or shut down transmitter driver circuitry, the output being high only when all the transmitter inputs are inactive and when the circuit of Figure 2 indicates that active Data communications equipment is not coupled to an RS-232 It may also be used to generate an interrupt or another signal which indicates that a communications link such as an RS-232, RS-485 or RS-422 link with another system is either established or disconnected. The power management system 250 may also be used to indicate that a system such as a transmitter or receiver or a communication link is turned on or off.

Referring now to Figure 7, another embodiment of the power management system is shown in which certain

circuitry (e.g., line drivers) of the communication interface circuit is powered down if no communication activity occurs for a prescribed period of time on standard communication lines (e.g., RS-232, RS-485, or RS-422 signal lines). Communication activity is determined by the presence of signal transitions on one of the standard communication lines (e.g., a Receive (RX) RS-232 signal line, or a Transmit (TX) RS-232 signal line). Typically, the signal transitions are detected upon the rising or falling edge of the signal.

As shown, the communication interface circuit 300 receives and transmits data through standard communication lines 305<sub>1</sub>-305p (where "p" is a positive whole number). These data lines are preferably configured to propagate data in accordance with a RS-232 voltage levels as well as TTL or CMOS voltage levels. Preferably, each of the standard communication lines 305<sub>1</sub>-305p is monitored by the power management system 315 to power down certain portions of the communication interface circuit (hereinafter referred to as "selected circuitry") if no communication activity is detected for a prescribed period of time. The prescribed period of time may range from a fraction of a second to minutes or longer, if desired.

More specifically, the power management system 315 includes a plurality of edge detectors 320, a timing circuit 325 and shutdown circuitry 330. Each of the edge detectors 320 is uniquely coupled to one of the standard communication lines  $305_{1}$ - $305_{p}$  to detect communication activity by detecting signal transitions on any of these lines and to provide a pulse in response thereto. The outputs of the edge detectors are effectively ORed together to provide the Reset signal

responsive to the outputs of any one or more of the edge detectors.

Upon detecting communication activity, the timing circuit 325 is reset by the edge detectors 320 through activation of a "Reset" control signal line 326.

Activation of the "Reset" control signal line 326 by the edge detectors may cause one of two functions, depending on whether a time-out condition has occurred. A "time-out" condition occurs if the timing circuit 325 fails to be reset within a prescribed period of time. The prescribed time period may be static or programmable by the user through well-known techniques such as pin strapping, selection of a resistance or capacitance and the like.

If the timing circuit 325 receives an active Reset signal via signal line 326 before the prescribed period of time has elapsed, the timing circuit 325 is reset. In response, the timing circuit 325 precludes the shutdown circuitry 330 from powering down the selected circuitry. Alternatively, if the timing circuit 325 receives an active Reset signal during a time-out condition, indicating resumption of communication activity on at least one of the plurality of standard communication lines 3051-305p, the timing circuit 325 is reset and signals the shutdown circuitry 330 via signal line 327 to power up the selected circuitry.

Although not shown, the timing circuit 325 may be configured as an increment or decrement counter indexing its count every cycle until a terminal count value is reached. The product of the terminal count value and the time period of one cycle is equivalent to the prescribed time period.

The shutdown circuitry 330 may receive a control signal from other circuitry within the communication interface circuit 300 (e.g., power management system of Figure 4) to request the selected circuitry to be shut down or powered up. Likewise, as shown above, the shutdown circuitry 330 may be configured to automatically power down or power up the selected circuitry within the communications interface circuit upon receiving a control signal from the timing circuit 325 indicating that the time-out condition has occurred or communication activity detected during a time-out condition, respectively.

The embodiments set forth above are intended merely to demonstrate one implementation of the invention and should not be viewed as limiting its scope. Other implementations and embodiments of the invention will be readily apparent to those skilled in the art.

- 21 -

#### CLAIMS

#### What is claimed is:

- 1. An interface circuit for connection to standard communication lines comprising:
- a first circuit for connection to a communication line for detecting a predetermined characteristic of a communication line connected to the first circuit and another device; and,
- a second circuit coupled to the first circuit for providing a control signal indicative of the detection or lack of detection of the predetermined characteristic of a communication line.
- 2. An interface circuit for connection to standard communication lines intended to be controlled by a communications device coupled to the opposite end of the lines comprising;
- a first circuit for connection to the communication lines for detecting the presence or absence of a valid signal level on each of the lines; and,
- a second circuit coupled to the first circuit for providing a control signal indicative of the lack of detection of a valid signal level on any of the lines.
- 3. The interface circuit of claim 2 further comprised of power control circuitry for deactivating circuitry associated with the interface circuit for reducing the power consumption thereof responsive to the lack of detection of a valid signal level on any of the lines.

- 4. An interface circuit for connection to standard communication lines comprising:
- a first circuit including a line driver for connection to a communication line, the first circuit being a circuit for detecting the presence or absence of a load on the line driver when the line driver is on; and,
- a second circuit coupled to the first circuit for providing a control signal indicative of the presence or absence of a load on the line driver.
- 5. A method of monitoring a communication line connection for connecting to a standard communication line comprising the steps of:
- (a) monitoring the communication line connection to detect the presence or absence of a predetermined characteristic of a communication line connected to the communication line connection and another device; and,
- (b) providing a control signal indicative of the detection or lack of detection of the predetermined characteristic of a communication line.
- 6. A method of monitoring communication line connections for connecting to standard communication lines intended to be controlled by a communications device coupled to the opposite end of the lines comprising:
- (a) monitoring the communication line connections to detect the presence or absence of a valid signal level on each of the lines; and,
- (b) providing a control signal indicative of the lack of detection of a valid signal level on any of the lines.

- 7. A method of monitoring a connection for connecting to a standard communication line comprising the steps of:
- (a) monitoring a line driver coupled to the connection to detect the presence or absence of a load on the line driver when the line driver is on; and,
- (b) providing a control signal indicative of the presence or absence of a load on the line driver.
- 8. The method of claim 7 further comprised of the step of turning off the line driver upon the detection of the absence of a load on the line driver.
- 9. A method of monitoring a plurality of standard communication lines connected to a communication interface circuit, the method comprising the steps of:
  - (a) starting a timing circuit;
- (b) monitoring each of the plurality of standard communication lines in order to detect communication activity on one of the plurality of standard communication lines;
- (c) providing a control signal to the timing circuit upon detecting communication activity on one of the plurality of standard communication lines;
- (d) resetting the timing circuit upon receiving the control signal; and
- (e) maintaining power supplied to selected circuitry of the communication interface circuit if the timing circuit receives the control signal before a prescribed period of time has elapsed.

- 10. A power management system for conserving power within an interface circuit through monitoring a plurality of standard communication lines, the power management system comprising:
- a detection circuit coupled to the plurality of standard communication lines, the detection circuit determines whether there exists communication activity on at least one of the plurality of standard communication lines;
- a shutdown circuit adjusting power usage of circuitry within the interface circuit; and
- a timing circuit coupled to the detection circuit and the shutdown circuit, said timing circuit signaling said shutdown circuit to adjust power usage of the circuitry upon said detection circuit detecting a lack of communication activity over a prescribed period of time.






Figure 1







Figure 3





SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)




Figure 6




Figure 7

**SUBSTITUTE SHEET (RULE 26)** 

#### INTERNATIONAL SEARCH REPORT

International application No. · PCT/US96/15275

A. CLAS	A. CLASSIFICATION OF SUBJECT MATTER							
\- ,	G08B 26/00							
US CL: 395/750; 340/425.2  According to International Patent Classification (IPC) or to both national classification and IPC								
B. FIELDS SEARCHED								
Minimum documentation searched (classification system followed by classification symbols)								
່ <b>ບ.s</b> . : :	395/750; 340/425.2; 367/903							
Documentati	Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched							
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)								
	mmunication line and power							
Ars. Co	TIBITUTIO CONT. THE DISC POWE.							
C. DOC	UMENTS CONSIDERED TO BE RELEVANT							
Category*	Citation of document, with indication, where app	propriate, of the relevant passages Relevant to claim No.						
x	US,A, 4,839,917 (OLIVER) 13 Jur	ne 1989, Title and Figure 1-8						
<u>▼</u> "	1	9-10						
Υ .	US, A, 4,665,521 (SMITH) 12 N document.	May 1987, see entire 1-10						
X Y	US, A, 4,475,209 (UDREN) 02 O and Abstract	October 1984, Figure 1 1-8 9-10						
Furt	her documents are listed in the continuation of Box C	C. See patent family annex.						
·A· de	pscial categories of cited documents:  comment defining the general state of the art which is not considered	*T* Enter document published after the intersectional filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention						
to be of particular relevance  "X"  document of particular relevance; the chimnel invention cannot  earlier document published on or after the international filing date  "X"  document of particular relevance; the chimnel invention cannot  considered novel or cannot be considered to inventive.								
] c	ocument which may throw doubts on priority claim(s) or which is ited to establish the publication date of another citation or other sector reason (as specified)	"Y" document of particular relevance; the channel invention cannot be considered to involve an inventive step when the document is						
	ocument referring to an oral disclosure, use, exhibition or other	combined with one or more other such documents, such combination being abvious to a person skilled in the art						
•p• d	*P* document published prior to the international filing date but inter than *&* document member of the came patent family the priority date chained							
Date of the	e actual completion of the international search	Date of mailing of the international search report						
	EMBER 1996	13FEB 1997						
Box PCT	mailing address of the ISA/US ioner of Potents and Trademarks on, D.C. 20231	PAUL R. MYERS						
	Facsimile No. (703) 305-3230 Telephone No. (703) 305-9646							
Form PCT	Form PCT/ISA/210 (second sheet)(July 1992)*							

. ٠. . . ٠ • •

3